UDP
-
Product
UDP Test Tool, Flood Generator, VoIP Readiness Test Tool
-
The Multiprotocol Network Tester is a freeware, open source tool which enables you to measure quality of your IP network. It can also be used to generate UDP flood or to simulate UDP DoS attack. SIP call is usually established using a SIP session with a bidirectional RTP stream. SIP and RTP protocols are based on UDP transport protocol. UDP uses a simple transmission model without implicit reliability, ordering and data integrity. Each single UDP packet is transferred independently. The quality of a SIP call depends on delays and loss of IP packets in a network. Long delays lead to large RTP jitter and bad sound quality of a SIP call.
-
Product
8-Channel A/D & D/A Zynq UltraScale+ RFSoC Gen 3 Processor - 3U VPX
Model 5953
-
- Supports Xilinx Zynq UltraScale+ RFSoC FPGAs- 16 GB of DDR4 SDRAM- On-board GPS receiver- PCI Express (Gen. 1, 2 and 3) interface up to x8- LVDS connections to the Zynq UltraScale+ FPGA for custom I/O- Optional VITA-66.4 optical interface for backplane gigabit serial communication- Dual 100 GigE UDP interface- Compatible with several VITA standards including: VITA-46, VITA-48, VITA-66.4, VITA-57.4 and VITA-65 (OpenVPX™ System Specification)- Ruggedized and conduction-cooled versions available- Model 8257 1-Slot 3U VPX Development Chassis for Quartz Products- Model 4801 Carrier Design Kit for designing custom carrier for the Model 6003 QuartzXM- Model 6003 unique QuartzXM eXpress module enables migration to other form factorsPentek's Quartz Family of Xilinx Zynq UltraScale+ RFSoC FPGA Products VideoLive Signal Acquisition Video: Quartz Model 5950 and Model 6001 RFSoC boardsPipeline Newsletter: Strategies for Deploying Xilinx's Zync UltraScale+ RFSoCSynchronize up to eight modules with Model 5903 High-Speed System Synchronization and Distribution Amplifier - 3U VPXPlease refer to the product datasheet for Installed FPGA IP Module details
